.

Monday, January 6, 2014

4 Bit Parallel Adder

1. OBJECTIVE Design Tar stay put/ documental/calculation 1. To design a lap which pass on have the following criteria: a. stripped chip area b. stripped-down transistor count c. tokenish power dissipation d. Minimum propagation hamper (maximum speed possible) 2. To vex the hand-analyze of the chosen spell architecture to get maximum performance 3. To prepare the insert test vectors and the expected results 4. To produce the testing methodology 5. To manifest the electric circuit is functional and meet every design judicial admission 6. To extract the simulation results. 7. To analyze the differences among the results for hand-analysis, schematic delight and layout 2. plan FUNCTIONAL EXPLANATION The project performed by this team go forth be the 4 bit parallel parkland viper. The runner tincture in creating this is to focus in blueprint a 1 bit common viper first. Given infra is a configuration of a 1 bit adder. The first stage of the adder is a XNOR approach that has an output potential of VDD VTN where A and B are both VDD inputs. A good voltage sail XOR gate signal is generated using an inverter. This XOR gate and Cin input signals depart cooperate to generate Cout and SUM outputs with a maximum of iodin VT loss.
Ordercustompaper.com is a professional essay writing service at which you can buy essays on any topics and disciplines! All custom essays are written by professional writers!
Figure 1: 1-bit adder CMOS circuit This one bit adder after being knowing in mentor artistic creation go forth be confined into a simple emblem below. This attribute will be repeated four times. The Cout will be carried foregoing until the 4th adder. The sy mbol is shown below. Figure 2: !-bit add! er symbol Figure 2: 1-bit adder CMOS symbol The fn-out are uninvolved from the fan-in using buffer circuits at the inputs and the outputs. They will also dish up to smoothen the output voltages and reduce the propagation delay of the general adder. 3. DESIGN METHODOLOGY AND FLOW Specification / Definition conventional Entry Simulation Pass? stimulus Stimulus Layout DRC/LVS epenthetic Extraction Post-layout Simulation Tape-out Input Stimulus Pass? No No Yes Yes...If you want to get a full essay, fix up it on our website: OrderCustomPaper.com

If you want to get a full essay, visit our page: write my paper

No comments:

Post a Comment